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ABSTRACT
In order to study the performance of scheduling algorithms, simulators of parallel and distributed applications
need accurate models of the application’s behavior during execution. For this purpose, traces of low-level
events collected during the actual execution of real applications are needed. Collecting such traces is a
difficult task due to the timing, to the interference of instrumentation code, and to the storage and transfer
of the collected data. To address this problem we propose a comprehensive software architecture, which
instruments the application’s executables, gather hierarchically the traces, and post-process them in order
to feed simulation models. We designed it to be scalable, modular and extensible.
1 INTRODUCTION
Grid computing facilities offer massively parallel but loosely coupled computing resources. Exploring these
resources in order to reach peak performances requires fine tuned scheduling and load balancing algorithms.
These need an accurate model of the application behavior in order to take the best scheduling decisions.
At the lowest level of this optimization methodology, traces of real applications executions are needed
to design and validate such models, and compare the performance of competing scheduling algorithms.
Unfortunately, for large systems and long running programs, the size of trace files tends to explode. The
performance engineers usually make an offline analysis, buffering the data locally, and sending them to
the analyzer after the end of the program; however, this method has some scalability issue (Wolf et al.
2006). The instrumentation of parallel programs can also raise the problem of the interference between
the instrumentation and the original code: the first one competes with the application for the bandwidth,
for computational resources and for storage space.
The perturbation can be a difficult task to handle, especially when the users exploits the simulation
in run-time scenarios. For example, distributed systems can self-optimize themselves simulating different
configurations with current load conditions, and choosing the one that offers the best performances (Mancini
et al. 2006), but the data measurement and propagation perturbations can lead to traces that make inaccurate
simulations.
To address these problems, we studied a comprehensive system that traces an application, intercepting
unintrusively a set of defined events and collecting the information in an efficient way. It implements
the three following elements: an instrumentation tool able to capture transparently the low-level events of
any application using a system level mechanism, a hierarchical system to gather them efficiently on the
computation nodes, and a post-processing unit to export the data.
The paper is structured as follows. Section 2 describes the methodology we follow to gather the
instrumentation data. Section 3 describes the proposed architecture. Section 4 analyzes some related work.
Section 5 draws the conclusions and discusses our future works.
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Figure 1: The sequence diagram of the trace collect methodology.
2 THE TRACE COLLECTION METHODOLOGY
Event tracing is a commonly used technique to analyze bottlenecks and improve parallel and distributed
systems, but it can easily produce a hardly manageable amount of data. This amount is proportional to
several factors, as the number of processes, the temporal coverage of the experiment (it may be shorter
than execution time), the frequency of event generation, and the number of measured events (Wolf, Freitag,
Mohr, Moore, and Wylie 2006). Several ways exist to improve the scalability of this process. For example,
system designers can get a better file format, or they can use early pattern detection, or they can rely on
the distributed analysis.
The system we propose tries to manage large traces using distributed buffering and processing, and
the hierarchical propagation of the traces. We designed it with three kinds of modules: the Management
Unit, the Collectors and the Sensors.
• The Management Unit is a centralized module that drives the launching and the data gathering
processes;
• The Collectors assemble the information from the sensors and from other collectors, eventually
they apply some post-processing algorithm (e.g., compression, decimation ...), and then they send
the resulting stream to some other collector or to the Management Unit;
• The Sensors instruments the application, interfacing it with the lowest level Collectors.
Figure 1 shows the sequence diagram of the methodology we implemented to efficiently gather and
process the trace data. The user interacts with the Management Unit (a) to start the collectors both on
the local nodes (Node Collectors) and on selected gateway hosts (Local Collectors). The Node Collectors
gather the information directly from the instrumented application, while the Local Collectors gather it from
lower Collectors.
Then the user starts the instrumented application (b). An initial overhead analysis allows the system to
calibrate itself and take better measures (c); the sensors make the estimate on each node, assuming to run
on a heterogeneous system. In this way, at the cost of a longer initialization time, the sensors may estimate
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Figure 2: The hierarchical interaction between collectors.
the instrumentation’s overhead every time the application starts on local hosts. The collectors propagate
the overhead estimate, so that analysis tools can adjust the traces with the coefficient related to the actual
local sites. For example, if a distributed system has both magnetic and solid-state storage devices and
the sensors buffer the data on the mass storage, the instrumentation overhead will be very dissimilar in
different nodes, requiring a more specific adjustment.
In the current prototype, the launcher wraps selected library calls, with a modified version implemented
in the sensors. For example, to trace the disk writes, the sensor may want to wrap the functions fwrite
or fprintf, and execute the original routine measuring the times and recording the relevant information
(d). For example, TAU uses a similar approach, among others (Shende and Malony 2006).
At this point, the sensors send data to the Node Collector (e), which can buffer or propagate them.
Sometime the collectors receive a large amount data. To make them manageable, the user can use a
post-processing algorithm that may remove the uninteresting information, or compress the data stream (f).
The data reduction makes it possible to handle also the trace generation at run-time, that is useful to feed
the simulators in certain scenarios (e.g., (Mancini et al. 2006, Rouvoy et al. 2008)). The collector, then,
propagates the processed data to another, upper level collector (g).
The Management Unit can make both a run-time or post-mortem analysis (off-line, after the end of the
application), gathering the data from the collectors at the highest level (h). Once it collects a satisfactory
amount of records, it can post process the complete data set (i) and store or send it to the simulator (j).
A critical point of the presented methodology is the location of collector modules. The user should
start every collector in a position as close as possible to his data sources; in a future improvement, the
system will autonomously choose a good layout. In the example shown in Figure 2 the subnet of Nodes 3
and 4 is connected with a slow link with the Nodes 1 and 2, so Node 4 sends his trace data more efficiently
to the Local Collector on Node 3. This one may buffer and compress the data before sending them to the
main collector, reducing in that way the band consumption on the slow link, and hence the perturbation of
the application’s communication. The perturbation on the computation resources due to the compression
could be reduced in other ways, for example, reserving a processor’s core setting the CPU’s affinity of the
processes.
3 THE SYSTEM’S ARCHITECTURE
Distributed programs often run on heterogeneous hardware: each involved host may have a different
computational efficiency and different memory capacity and they may be connected with links with
different speed. Modern computational clusters also show a sort of heterogeneity, with the tasks spread on
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Figure 3: The architecture of the system.
multiple cores and GPUs, and the communication that have to hop multiple levels of switches when the
sender and the receiver are not in the same rack. For example, two tasks of the same application running on
two cores of the same processor, communicate much more efficiently than two tasks on two different hosts.
Therefore, exploiting the locality principle can improve the performance of such kind of applications. We
had taken advantage of this, studying a hierarchical model for the trace generation system. In this model
the data are buffered and processed close to the place where they are generated, and sent over non local
link only after a reduction.
At the root of the system’s hierarchical model (Figures 2 and 3), there is the Management Unit and
at the leaves, there are the sensors that measure the application’s events. One or more levels of collectors
gather the sensor’s data. In that way, a collector manages a single subnet or a single site. It collects the data,
and makes some processing on them, for example, it can apply some compression or decimation algorithm.
Then, it sends the processed data to an upper level collector, or to the management unit. This schema
ensures an optimized use of the bandwidth, when collecting traces at runtime, but it can also improve
the post-mortem (off-line) analysis, making easy the implementation of distributed elaboration (Geimer,
Wolf, Wylie, and Mohr 2006). It is effective when the network is heterogeneous, as commonly happens
in distributed computing, because it can easily reduce the amount of information sent on slow link.
3.1 The Management Unit
The core component of the proposed architecture is the Management Unit, a screenshot of which is proposed
in Figure 4. Using it, the user can instrument and launch the application (Figure 3). The launching process
uses an xml description of the application that sketches how to couple the application modules and the
hosts where they should run. In case of MPI application, for example, the Management Unit translates the
xml description to the MPI hostfile using xsl transformations (W3C 2007). The launch of the executables,
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Figure 4: A screenshot of theGUI of theManagement
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Figure 5: Comparison of the overhead of plain and
instrumented fwrite function
is different on distinct platforms and it may require a specific support, in particular, MPI implementations
use proprietary launching systems, with just a subset of common options (MPI Forum 2009), a solution
we plan to implement, is the interfacing with existing analysis applications like Vampir (Knu¨pfer, Brunst,
Doleschal, Jurenz, Lieber, Mickler, Mu¨ller, and Nagel 2008).
The Management Unit also includes the module for the trace generation. It takes the raw data from
the root Collector, and translates them, using an appropriate filter, to generate the format requested by the
simulator or by the analysis tools.
3.2 The Collectors
The function of the Collectors is to move, buffer and post-process the data, acting as consumers for the
Sensors and Collectors, and as producer for other Collectors and for the Management Unit.
Most of the distributed computing patterns are intrinsically dynamic: their topology, connections ant
interactions change continuously during the execution time. That means that the sensors may join or leave
the system at run-time. The Collectors handle this behavior implementing the aggregation in a client-server
structure. In this way, after the launch, a Collector waits for dynamic incoming connections, new sensors
or new Collectors can join at any time. Once it establishes the connection with lower level components,
it starts to receive and buffer the data. It keeps the buffers in memory, and sends them when they reach a
threshold (e.g., a threshold of one or more measures, a buffer overflow ...) or after some event (e.g., the
application termination).
3.3 The Sensors
The Sensors are the components that instrument the application. The current prototype wraps the library
procedures at launch time, without the needing to recompile or annotate the code. We designed the sensors
to be extensible, with a separation from the instrumenting and the network/IPC modules, so that existing
technologies, like DynInst (Buck and Hollingsworth 2000), can be easily integrated.
The sensors can measure the information in two ways, responding to events (e.g., when an I/O operation
is requested) or sampling some parameter (e.g., instantaneous process memory consumption), however the
granularity of the sampling can greatly affect the size of the traces.
Figure 5 show the impact of current code instrumentation on the library routines. This test refers to
the worst case when we did not use memory buffering mechanisms. It compares the time spent on a plain
and on an instrumented write in the current prototype for different data block sizes: while the impact is
proportionally small for long operations, it becomes significant for the quick ones.
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The distributed trace generation and pre-processing raises a clock synchronization problem. We rely on
the Network Time Protocol, NTP (Mills 1995), which is satisfactory in most scenarios, but other solutions
are possible. For example, Wu et al. (2000) take advantage of the hardware globally synchronized clock of
switch adapters (Stunkel et al. 1999), while other implementations rely on specific hardware infrastructure
(e.g., Blue Gene (Milano et al. 2006)).
4 RELATED WORK
The problem to efficiently catch, collect and store large set of trace data of parallel applications has been
extensively studied in literature. Wolf et al. (2006) survey the approaches to improve trace analysis in terms
of scalability. An overview of instrumentation, profiling, tracing, and analysis methods, can be found in
(Shende and Malony 2006), where the authors present TAU, a well-known tool for performance analysis.
Moreover, the description of an interesting project about the scalability of simulation experimentation layers
can be found in (Himmelspach, Ewald, and Uhrmacher 2008).
In their inspiring paper (Aguilera et al. 2006), the authors present a methodology for the analysis of
communication traces of parallel scientific applications. It extracts communication data from trace files,
pre-elaborates the information, and exploits clustering techniques in order to identify process pairs and
improve the analysis. They use KOJAK (Kit for Objective Judgement and Knowledge-based Detection
of Performance Bottlenecks)to collect execution data and EARL (Wolf and Mohr 1999) to store them
efficiently. Mohr and Wolf studied KOJAK , (Mohr and Wolf 2003), as an automated tracing collector
and performance analyzer for scientific parallel programs (typically using MPI and/or OpenMP). Another
well known family of tools for instrumentation, measurement and visualization is Vampir (Knu¨pfer et al.
2008, Brunst et al. 2009). The system we propose, allows the developers to define the hierarchy taking in
account the actual topology. This is important in order to optimize the bandwidth in computational clusters
that use multilevel switches (e.g., Infiniband Fat Trees, Zahavi et al. 2010), or in distributed environments
(for example in the Grids), and allow run-time analyses.
Supinski et al., in the other inspiring paper (Supinski et al. 2008), present a scalable tools designed
for the analysis of petascale systems, reporting also some case study that demonstrate the framework’s
functionalities. They designed it using a dynamical hierarchical topology. Also the open source project Open
SpeedShop uses a hierarchical approach to gather performance data (Schulz et al. 2009). It instruments
running application with DynInst (Buck and Hollingsworth 2000), and propagate the data across the system,
building a tree based on overlay network.
Geimer et al. (2006) present an interesting approach to analyze automatically the traces of large-scale
applications. They evaluate local trace files in parallel, using an analyzer that matches the target application.
They implemented the proposed system, using MPI and KOJAK. Also in our approach, we make a pre-
elaboration locally, in order to reduce the quantity of data to transfer to the upper levels. The problem of
the size of the traces rises also when running simulations. Also in this case there is the need to handle and
analyze huge amount of data, as does the OSIF Project (Ribault et al. 2010).
The lowest level in the trace generation process is the code instrumentation. Smith et al. (2009)
describe an approach to recording call path for HPC applications, providing a low runtime overhead without
instrumentation. Arnold and Ryder (2001) propose an interesting framework that uses the instrumentation
sampling to reduce the instrumentation cost, switching from instrumented and not instrumented code.
Some particular instrumentation problem offers hard challenges, as in the case of heterogeneous multicore
systems (Hung et al. 2010).
5 CONCLUSION
Collect large traces in a distributed system is a challenging task. It requires the minimization of the
interference between the original code and the analysis infrastructure. The traces, the gathering modules,
and the instrumentation code, perturb the execution, and may lead to deceptive results.
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In this paper, we studied the problem of handling large traces generated from distributed programs. We
presented a methodology and the architecture of a system that efficiently collects traces from programs,
both at run-time and off-line, to make performance analysis or to feed simulators. The solution we follow
is the distributed post-processing and buffering of the collected data, in a way that matches the capacity
of the distributed system’s links.
Future improvements will include the automatic discovery of the network topology (Lawrence and
Yuan 2008), in order to optimize the collectors’ placement. Other interesting areas of study will be the
automatic simulation code generation and the use of other instrumentation techniques, as for example the
compiler annotations. Once we have the data, we can either use them for direct replay, or attempt to derive
behavior models, using techniques such as Calzarossa et al. suggest in (Calzarossa et al. 2000).
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